Electron mobility enhancement in strained SiGe vertical n-type metal-oxide-semiconductor field-effect transistors Appl.
The proximity of the strain induced effect to improve the electron mobility in a silicon-carbon source-drain structure of n-channel metal-oxidesemiconductor field-effect transistors The source/drain in an n-channel metal-oxide-semiconductor field-effect transistor ͑nMOSFET͒ with solid phase epitaxial ͑SPE͒ implanted Si:C before the spacer formation is proposed. Compared to the conventional nMOSFET with SPE implanted Si:C after the spacer formation, it brings in proximity to the device channel and shows great improvement of electron mobility via the stronger tensile strain effect. Experimental measurements showed that the electron mobility in the proposed process is increased by 105% over that of the control devices. At a gate length of 40 nm, an increase of more than 67% for the drain current, comparing to those of the conventional Si:C source/drain nMOSFET, has been achieved. © 2010 American Institute of Physics. ͓doi:10.1063/1.3340926͔
In order to extend the scaling of complementary metaloxide semiconductor ͑CMOS͒ transistors while keeping good performance, 1,2 the enhancement of carrier mobility making utilization of strain-induced effect is one of the promising approaches. 3 In more recent years, different techniques have been employed for n-and p-channel metaloxide-semiconductor field-effect transistor ͑nMOSFET/ pMOSFET͒, with an attempt to provide flexible tuning of the strain effects in terms of design and manufacturing purposes. [4] [5] [6] [7] [8] [9] [10] In p-MOSFET, hole mobility can be boosted by the usage of silicon-germanium ͑SiGe͒ stressor in the source/ drain ͑S/D͒, 4-7 which induces uniaxial compressive-strain effect into the channel, via the lattice-mismatch induced strain between the interface of SiGe S/D and silicon channel regions. On the other hand, in nMOSFET, silicon-carbon ͑Si:C͒ in S/D with an induced tensile-strain effect becomes feasible as a counter part of pMOSFET in the CMOS structures. 4, [8] [9] [10] More recently, there are three mainstream technologies to adopt the carbon-dopant to form the Si:C in the S/D, including solid phase epitaxy ͑SPE͒, 11 SPE implantation, 12, 13 and in situ doping. 14 The electron mobility, eff , enhancement based on embedded Si:C in the S/D structure is highly dependent on the carbon concentration ͑C%͒ of Si:C and the strength of tensile strain in the channel. As a result of the low solid dissolubility of carbon in silicon, many groups paid a lot of efforts on how to increase C% of Si:C, [11] [12] [13] [14] however, the improvement would be limited by the carbon outdiffusion since it makes the device reliability worse for a high dopant. 8 In the aforementioned processes, SPE process shows lower substitutional carbon concentration ͑e.g., about ϳ1%͒.
2 SPE implantation shows higher C% of 1.65%; 9 in addition, the position and concentration of C% in this process are more adjustable than the others. However, the annealing steps are involved after carbon implantation, which could release the tensile strain in the channel and adversely degrade the performance. In order to avoid this strainreleased effect, in situ doping process was demonstrated. 13 It shows C% of 2.1%, but the consequence is the concern of carbon out-diffusion. In this work, by using the SPE implantation, Si:C in the S/D extension region was prepared. Before spacer formation, S/D region was shallowly recessed with dry etching. Then, Si:C epilayer was selectively formed in the S/D region with 1.15ϫ 10 15 cm −2 of carbon, implanted together with Arsenic doping. Si:C was completed by using a low temperature ͑950°C͒ SPE process, and meanwhile, dopant was also activated at the same SPE step. Since SPE process is a low temperature process, the lateral diffusion of S/D extension during anneal is very limited comparing to the conventional activation process, in which the latter tends to give longer lateral diffusion as a result of high temperature thermal budget using either laser spike anneal or rapid thermal process that has been commonly used for the annealing of S/D. The substitutional carbon concentration ͑C%͒ of Si:C, 1.1%, is examined by the x-ray diffraction ͑XRD͒ spectrum as shown in Fig. 1͑a͒ , in which the lower concentration ͑1.1%͒ is a͒ Electronic mail: schung@cc.nctu.edu.tw. resulting from the annealing steps after carbon ionimplantation. To improve the C% of Si:C and to achieve abrupt carbon profile, low temperature and ultrashort annealing temperatures were employed ͑temperature= 950°C and time Ͻ1 ms͒. The condition of substitutional carbon concentrations dependent on ion-implanted carbon impurities is also demonstrated in Fig. 1͑b͒ . It was observed that the substitutional carbon concentration tends to saturate when ionimplanted carbon dosage is larger than 2 ϫ 10 15 cm −2 , as a result of the very low solid dissolubility of carbon in the silicon. As a consequence, we faced the difficulties to increase C% further because when annealing temperature is raised to increase C%, the tensile strain will be released; when the carbon dosage is increased, the C% is easy to be saturated. Therefore, it is hard to increase the dopants ͑C%͒ of Si:C further.
To enhance the tensile-strain effect into the channel and to avoid the dilemma as described above, the SPE implantation of the carbon impurity is introduced into the S/D extension region ͑S/D-E͒ instead of that in the S/D region. Figure  2͑a͒ shows major steps of the fabrication process. Figure 2͑b͒ shows the cross sections with two different structures, namely, ͑i͒ Si:C in the S/D extension region, and ͑ii͒ Si:C in the S/D region. First, active regions with threshold-voltage ͑V th ͒ tuning are defined, and then polysilicon gate, oxynitride gate insulator, S/D extension implantation, silicon nitride spacer, and S/D implantation are formed in sequence. For both processes, carbon impurity ion-implantation and annealing steps are utilized to form Si:C, since the SPE implantation could be integrated easily into S/D-E ͑or S/D͒ before ͑or after͒ the spacer formation. The processing steps ͑i͒ in Fig. 1͑a͒ provide the modified SPE implantation process with Si:C stressor in the S/D-E region, and steps ͑ii͒ are the standard 12 SPE implantation process with Si:C stressor in the S/D region.
The strength of the strain in the channel is very sensitive to the geometry effect and the manufacturing process, so the simulation needs to consider these factors. The simulation work was performed by Synopsys Sentaurus TCAD ͑Technol-ogy Computer Aided Design͒ software, 15 in which those stress mechanisms associated with the materials, i.e., stresses induced by the growth of materials, densification, thermal mismatch, and lattice mismatch, were used. For a Si:C S/D uniaxial stressor in n-channel transistor, S xx is required to be tensile strain to enhance the electron mobility.
1, 4 Figures 3͑a͒ and 3͑b͒ show the simulated profiles of longitudinal tensile stress ͑S xx ͒ for the conventional Si:C in S/D region ͑Si:C S/D device͒ and the Si:C in S/D extension region ͑Si:C S/D-E device͒. These simulated results considered all device integration processes ͑including thermal activation processes͒ and took into account the integration between carbon and S/D ͑or S/D-E͒ dopants. The strength of S xx is larger in the proximity of the stressor and decreases far away from the stressor along the channel direction; thus, the smallest intensity exists in the middle of the channel. It is because the lattice-mismatch on the interface of Si:C and silicon will release the strain which decays with the increasing distance. As a result, in order to enlarge the magnitude of S xx , we have to bring the proximity of strain effect through the stressor more close to the channel. For the comparison in Fig. 3 , it can be seen that S xx for the Si:C S/D-E process introduces strain effect more close to the channel ͑the darker area showing a higher strain effect͒, comparing to the conventional Si:C S/D ones. Additionally, the substitutional carbon concentration ͑C%͒ of Si:C S/D-E process is higher than that of Si:C S/D process thanks to a lighter dopant interference in the area below the S/D extension junction, where the concentration of S/D dopant is low. Figure 4͑a͒ shows the calculated effective mobility, eff , versus the effective electric field characteristics for the Si:C S/D-E device, Si:C S/D device, and the control device, respectively. It reveals a fairly large improvement in the mobility enhancement of 105% for the Si:C S/D-E device in comparison to that of the control device. The larger the strength of tensile-strain in channel is, the more enhancement of mobility for the carriers in the channel becomes. This proposed structure has the merit of inducing more strain to the channel while keeping a low C% of Si:C effectively. In short, with the improvement of longitudinal tensile stress ͑S xx ͒ in the channel, the effective mass and the scattering events of electrons have been reduced, which gives rise to a higher effective mobility in Si:C S/D-E structures. Results in Fig. 4͑b͒ show the I DS -V DS characteristics of nMOSFET with a gate length of 40 nm for both Si:C S/D-E device, SiC S/D device, and the control device at the same operating bias, FIG. 2 . ͑Color online͒ Key process sequences for the fabrication of strained nMOS devices. ͑a͒ New process ͑i͒ SPE implanted C before the spacer formation for nMOSFET with Si:C in the S/D extension region, and conventional process ͑ii͒ SPE implanted C after the spacer formation for nMOSFET with SiC in S/D region. ͑b͒ The cross sectional views for process ͑i͒ and process ͑ii͒ in ͑a͒. The differences are the formation of SiC before and after the spacer formation. FIG. 3 . ͑Color online͒ The simulated longitudinal stress ͑S xx ͒ along the channel direction, for ͑i͒ Si:C S/D-E devices and ͑ii͒ Si:C S/D process. It can be clearly seen that the intensity of the strain in ͑i͒ Si:C S/D-E process is higher and more close to the channel ͑darker area͒ in comparison to the conventional Si:C S/D ones ͑ii͒.
V DD =1V+V th . The Si:C S/D-E device shows I D,sat ͑at V DS =V DD +V th ͒ improvement of 67% over that of the control device.
In conclusion, to have a trade-off between the carbon out-diffusion and the strength of the tensile strain in the channel for a certain design of Si:C S/D structure, the use of Si:C underneath the gate-drain overlap region is an excellent candidate for fabricating high electron mobility nMOSFETs. The induced tensile-strain has been in proximity to the channel which results in a higher electron mobility. Experimental measurements showed that the electron mobility in the proposed process is increased by ϳ105% over that of the control devices, and the I DS -V DS characteristics show the benefit of 67% over that of the control devices at the same operating bias. In addition, the Si:C S/D-E process still keeps low C%, which can reduce thermal budget and prevent the carbon out diffusion which might hurt the device reliability.
